

A decorative header with a colorful geometric pattern of overlapping triangles in shades of red, purple, blue, cyan, and green.

Coside Testcase: CMU_CLK

AE/PAI-IP | 2023-11-10

Coside Testcase: CMU_CLK

General Information about this document



– LEGAL NOTICE

© Copyright 2008-2023 by Robert Bosch GmbH and its licensors. All rights reserved.

"Bosch" is a registered trademark of Robert Bosch GmbH.

The content of this document is subject to continuous developments and improvements. All particulars and its use contained in this document are given by BOSCH in good faith.

NO WARRANTIES: TO THE MAXIMUM EXTENT PERMITTED BY LAW, NEITHER THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, NOR ANY PERSON, EITHER EXPRESSLY OR IMPLICITLY, WARRANTS ANY ASPECT OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, INCLUDING ANY OUTPUT OR RESULTS OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO UNLESS AGREED TO IN WRITING. THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IS BEING PROVIDED "AS IS", WITHOUT ANY WARRANTY OF ANY TYPE OR NATURE, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND ANY WARRANTY THAT THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IS FREE FROM DEFECTS.

ASSUMPTION OF RISK: THE RISK OF ANY AND ALL LOSS, DAMAGE, OR UNSATISFACTORY PERFORMANCE OF THIS SPECIFICATION (RESPECTIVELY THE PRODUCTS MAKING USE OF IT IN PART OR AS A WHOLE), SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO RESTS WITH YOU AS THE USER. TO THE MAXIMUM EXTENT PERMITTED BY LAW, NEITHER THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, NOR ANY PERSON EITHER EXPRESSLY OR IMPLICITLY, MAKES ANY REPRESENTATION OR WARRANTY REGARDING THE APPROPRIATENESS OF THE USE, OUTPUT, OR RESULTS OF THE USE OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY, BEING CURRENT OR OTHERWISE. NOR DO THEY HAVE ANY OBLIGATION TO CORRECT ERRORS, MAKE CHANGES, SUPPORT THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, DISTRIBUTE UPDATES, OR PROVIDE NOTIFICATION OF ANY ERROR OR DEFECT, KNOWN OR UNKNOWN. IF YOU RELY UPON THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, YOU DO SO AT YOUR OWN RISK, AND YOU ASSUME THE RESPONSIBILITY FOR THE RESULTS. SHOULD THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL LOSSES, INCLUDING, BUT NOT LIMITED TO, ANY NECESSARY SERVICING, REPAIR OR CORRECTION OF ANY PROPERTY INVOLVED TO THE MAXIMUM EXTEND PERMITTED BY LAW.

DISCLAIMER: IN NO EVENT, UNLESS REQUIRED BY LAW OR AGREED TO IN WRITING, SHALL THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS OR ANY PERSON BE LIABLE FOR ANY LOSS, EXPENSE OR DAMAGE, OF ANY TYPE OR NATURE ARISING OUT OF THE USE OF, OR INABILITY TO USE THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, INCLUDING, BUT NOT LIMITED TO, CLAIMS, SUITS OR CAUSES OF ACTION INVOLVING ALLEGED INFRINGEMENT OF COPYRIGHTS, PATENTS, TRADEMARKS, TRADE SECRETS, OR UNFAIR COMPETITION.

INDEMNIFICATION: TO THE MAXIMUM EXTEND PERMITTED BY LAW YOU AGREE TO INDEMNIFY AND HOLD HARMLESS THE INTELLECTUAL PROPERTY OWNERS, COPYRIGHT HOLDERS AND CONTRIBUTORS, AND EMPLOYEES, AND ANY PERSON FROM AND AGAINST ALL CLAIMS, LIABILITIES, LOSSES, CAUSES OF ACTION, DAMAGES, JUDGMENTS, AND EXPENSES, INCLUDING THE REASONABLE COST OF ATTORNEYS' FEES AND COURT COSTS, FOR INJURIES OR DAMAGES TO THE PERSON OR PROPERTY OF THIRD PARTIES, INCLUDING, WITHOUT LIMITATIONS, CONSEQUENTIAL, DIRECT AND INDIRECT DAMAGES AND ANY ECONOMIC LOSSES, THAT ARISE OUT OF OR IN CONNECTION WITH YOUR USE, MODIFICATION, OR DISTRIBUTION OF THIS SPECIFICATION, SOFTWARE RELATED THERETO, CODE AND/OR PROGRAM RELATED THERETO, ITS OUTPUT, OR ANY ACCOMPANYING DOCUMENTATION.

GOVERNING LAW: THE RELATIONSHIP BETWEEN YOU AND ROBERT BOSCH GMBH SHALL BE GOVERNED SOLELY BY THE LAWS OF THE FEDERAL REPUBLIC OF GERMANY. THE STIPULATIONS OF INTERNATIONAL CONVENTIONS REGARDING THE INTERNATIONAL SALE OF GOODS SHALL NOT BE APPLICABLE. THE EXCLUSIVE LEGAL VENUE SHALL BE DUESSELDORF, GERMANY.

MANDATORY LAW SHALL BE UNAFFECTED BY THE FOREGOING PARAGRAPHS.

Coside Testcase: CMU_CLK

Agenda

- Clocking introduction
- Coside introduction
- Testcase clarification



** This document is based on the GTM specification and is available on our website: <https://www.bosch-semiconductors.com/ip-modules/gtm-platform/gtm-generic-timer-ip-module/>*

01


Clocking introduction

Clocking introduction

Configurability



- **GTM IP clock**
 - As GTM global clock
- **Cluster clock**
 - Configured in full or half GTM IP clock
- **Module clock**
 - Offered by **Clock Management Unit(CMU)** and **Cluster Configuration Module(CCM)**
 - CMU uses internal clock divider to generate different clock resolutions
 - CCM samples the clock resolution signals from CMU and routes them to different modules within the cluster



Clocking introduction


CMU architecture

■ The first layer of clock dividers

- Global clock resolution generator
 - Configuration of the numerator `CMU_GCLK_NUM` and the denominator `CMU_GCLK_DEN` to generate a common clock resolution signal (`CMU_GCLK_EN`)
- External clock resolution generator
 - Configuration of the numerator `CMU_ECLKx_NUM` and the denominator `CMU_ECLKx_DEN` to generate clock resolution signals (`CMU_ECLKx_EN`)

■ The second layer of clock dividers


- Clock resolution generator
 - Generates configurable clock resolution signals (`CMU_CLK_RESx`) with `CMU_GCLK_EN` or `CMU_ECLK1_EN` except for `CMU_CLK_RES [8:8]`
- Fixed clock resolution generator
 - Generates fixed clock resolutions signals (`CMU_FXCLK_RESx`) based on the `CMU_GCLK_EN` signal or one of `CMU_CLK_RESx` resolution signals



Clocking introduction

Connectivity between CMU and CCM

- CMU generates CMU_ECLKx that can be used external of the GTM or microcontroller
- CCM selects the different clock resolution signals that are used internal of the GTM
 - For TIM, ATOM, CDTM, TIO, TBU modules
 - CMU_CLK_RESx
 - TIMx_EXT_CAPTUREx
 - For TOM, CDTM, MON modules
 - CMU_FXCLK_RESx



02


Coside introduction

Coside introduction


Installation



- Import the virtualGTM in a new Coside workspace



Select VirtualGTM.zip file in the correct archive



Close the help center page



Coside introduction

Structure




Views for modeling/simulation

Testcases

Simulation waveforms

Test Bench files



Main files



Compile Buttons


Coside introduction

Execution



4. Click OK button

2. Double-click all button to build cos_gtm_user



6. Click Yes button

3. Double-click the .exe file to execute the test case

5. Open .wave files to see the simulation waveforms

1. Write and save testcase name in included.libs

(Skip this step if the name already in it)

Coside introduction

Execution

10. Save it

11. Click **Modeling button to change the layout**

12. Click **Wave button to change the layout back**

7. Find the observed signals in **.vcd file**

8. Select the observed signals and click right or drag to add them in **.wave file**

9. Select the signal and click right to modify the waveform

Refresh button

Zoom Help Tools

Simulation waveforms

Properties

Properties are not available.

0 items selected

Markers × Checker

Name

Remove
Find Signal(s) Ctrl+F
Y-Axis >
Post Processing >
Signal Type >
Data Format >
Color >
Export As Image...
Refresh Markers Ctrl+R

03

Testcases clarification

Testcases clarification

Tasks

- Generate clock resolution signals (CMU_CLK_RESx) via two layers of clock dividers in the CMU
- Visualize the behaviour of the CMU clock resolution on ATOM outputs
 - Each ATOM generates a PWM with duty cycle 50 % and period of 2 clock resolutions
- ATOM clock configuration
 - ATOM CH0 uses CCM_CLK_RES[0:0]
 - ATOM CH1 uses CCM_CLK_RES[1:1]
 - ATOM CH2 uses CCM_CLK_RES[2:2]
 - ATOM CH3 uses CCM_CLK_RES[3:3]
 - ATOM CH4 uses CCM_CLK_RES[4:4]
 - ATOM CH5 uses CCM_CLK_RES[5:5]
 - ATOM CH6 uses CCM_CLK_RES[6:6]
 - ATOM CH7 uses CCM_CLK_RES[7:7]

Testcases clarification

LAB overview

- LAB0
 - GTM IP clock is 200 MHz, Cluster clock is full GTM IP clock
 - External Clock Resolution Generator0 = 7/17
 - Global Clock Resolution Generator = 200/100
- LAB1
 - Based on LAB0 only modify Global Clock Resolution Generator = 80/100
- LAB2
 - Based on LAB0 only modify cluster clock is half GTM IP clock

GTM IP clock = 200 MHz	LAB0	LAB1	LAB2
Cluster Clock	200 MHz	200 MHz	100 MHz
External Clock Resolution Generator0 (CMU_ECLK0_DEN/CMU_ECLK0_NUM)	7/17	7/17	7/17
CMU_ECLK[0:0]	41.17 MHz	41.17 MHz	41.17 MHz
Global clock Resolution Generator (CMU_GCLK_DEN/CMU_GCLK_NUM)	200/200	80/200	200/200
CMU_GCLK_EN	200 MHz	80 MHz	100 MHz

Testcases clarification

LAB overview

- CMU_TEST0
 - External Clock Resolution Generator1 = 200/200
 - Clock Resolution Generator0 =1, with CMU_GCLK_EN
 - Clock Resolution Generator1 =2, with CMU_GCLK_EN
 - Clock Resolution Generator2 =3, with CMU_GCLK_EN
 - Clock Resolution Generator3 =4, with CMU_GCLK_EN
 - Clock Resolution Generator4 =5, with CMU_GCLK_EN
 - Clock Resolution Generator5 =6, with CMU_GCLK_EN
 - Clock Resolution Generator6 =7, with CMU_GCLK_EN
 - Clock Resolution Generator7 =10, with CMU_ECLK1_EN
 - CMU_CLK_RESx as CCM0_CLK_RESx signal within Cluster.

Testcases clarification

LAB overview

▪ CMU_TEST1

- External Clock Resolution Generator1 = 97/201
- External Clock Resolution Generator2 = 101/403
- Clock Resolution Generators Configuration same as CMU_TEST0
- CMU_CLK_RESx as CCM0_CLK_RESx signal within Cluster and then the signal is modified as follows
 - CMU_CLK_RES[2:2] as CCM0_CLK_RES[2:2] signal within Cluster
 - CMU_CLK_RES[5:5] as CCM0_CLK_RES[5:5] signal within Cluster
 - TIM_EXT_CAPTURE as CCM0_CLK_RES[0:0] , CCM0_CLK_RES[3:3] , CCM0_CLK_RES[6:6] signal within Cluster
 - CMU_CLK_RES [8:8] as CCM0_CLK_RES[1:1] , CCM0_CLK_RES[4:4] , CCM0_CLK_RES[7:7] signal within Cluster

▪ LAB 3

- Only for investigating the CMU_ECLK1 signal
- GTM IP clock is 200 MHz, Cluster clock is half GTM IP clock
- Visualize the behaviour of the CMU_ECLK1 clock resolution on ATOM_CH7 outputs

Testcases clarification

LAB overview

CMU_TEST0	LAB0	LAB1	LAB2
Cluster Clock	200 MHz	200 MHz	100 MHz
External Clock Resolution Generator0 (CMU_ECLK0_DEN/ CMU_ECLK0_NUM)	7/17	7/17	7/17
CMU_ECLK[0:0]	41.17 MHz	41.17 MHz	41.17 MHz
CMU_CLK_RES[8:8]	82.24 MHz	82.24 MHz	82.24 MHz
External Clock Resolution Generator1 (CMU_ECLK1_DEN/ CMU_ECLK1_NUM)	200/200	200/200	200/200
CMU_ECLK1_EN	200 MHz	200 MHz	100 MHz
Global clock Resolution Generator (CMU_GCLK_DEN/ CMU_GCLK_NUM)	200/200	80/200	200/200
CMU_GCLK_EN	200 MHz	80 MHz	100 MHz
CCM_CLK_RES[0:0] = CMU_CLK_RES[0:0] (Clock Resolution Generator=1, with CMU_GCLK_EN)	200 MHz	80 MHz	100 MHz
CCM_CLK_RES[1:1] = CMU_CLK_RES[1:1] (Clock Resolution Generator=2, with CMU_GCLK_EN)	100 MHz	40 MHz	50 MHz
CCM_CLK_RES[2:2] = CMU_CLK_RES[2:2] (Clock Resolution Generator=3, with CMU_GCLK_EN)	66.67 MHz	26.67 MHz	33.34 MHz
CCM_CLK_RES[3:3] = CMU_CLK_RES[3:3] (Clock Resolution Generator=4, with CMU_GCLK_EN)	50 MHz	20 MHz	25 MHz
CCM_CLK_RES[4:4] = CMU_CLK_RES[4:4] (Clock Resolution Generator=5, with CMU_GCLK_EN)	40 MHz	16 MHz	20 MHz
CCM_CLK_RES[5:5] = CMU_CLK_RES[5:5] (Clock Resolution Generator=6, with CMU_GCLK_EN)	33.33 MHz	13.33 MHz	16.67 MHz
CCM_CLK_RES[6:6] = CMU_CLK_RES[6:6] (Clock Resolution Generator=7, with CMU_GCLK_EN)	28.57 MHz	11.42 MHz	14.28 MHz
CCM_CLK_RES[7:7] = CMU_CLK_RES[7:7] (Clock Resolution Generator= 10, with CMU_ECLK1_EN)	20 MHz	20 MHz	10 MHz

Testcases clarification

LAB overview

CMU_TEST1	LAB0	LAB1	LAB2
Cluster Clock	200 MHz	200 MHz	100 MHz
External Clock Resolution Generator0 (CMU_ECLK0_DEN/ CMU_ECLK0_NUM)	7/17	7/17	7/17
CMU_ECLK[0:0]	41.17 MHz	41.17 MHz	41.17 MHz
CMU_CLK_RES[8:8]	82.24 MHz	82.24 MHz	82.24 MHz
External Clock Resolution Generator1 (CMU_ECLK1_DEN/ CMU_ECLK1_NUM)	97/201	97/201	97/201
CMU_ECLK1_EN	96.51 MHz	96.51 MHz	96.51 MHz
Global clock Resolution Generator (CMU_GCLK_DEN/ CMU_GCLK_NUM)	200/200	80/200	200/200
CMU_GCLK_EN	200 MHz	80 MHz	100 MHz
CCM_CLK_RES[0:0] = TIM_EXT_CAPTURE signal	0 MHz	0 MHz	0 MHz
CCM_CLK_RES[1:1] = CMU_CLK_RES[8:8]	82.24 MHz	82.24 MHz	82.24 MHz
CCM_CLK_RES[2:2] = CMU_CLK_RES[2:2] (Clock Resolution Generator=3, with CMU_GCLK_EN)	66.67 MHz	26.67 MHz	33.34 MHz
CCM_CLK_RES[3:3] = TIM_EXT_CAPTURE signal	0 MHz	0 MHz	0 MHz
CCM_CLK_RES[4:4] = CMU_CLK_RES[8:8]	82.24 MHz	82.24 MHz	82.24 MHz
CCM_CLK_RES[5:5] = CMU_CLK_RES[5:5] (Clock Resolution Generator=6, with CMU_GCLK_EN)	33.33 MHz	13.33 MHz	16.67 MHz
CCM_CLK_RES[6:6] = TIM_EXT_CAPTURE signal	0 MHz	0 MHz	0 MHz
CCM_CLK_RES[7:7] = CMU_CLK_RES[8:8]	82.24 MHz	82.24 MHz	82.24 MHz

Testcases clarification

Code in cmu_clk.cpp

LAB definition

To execute LAB1, modify the code to #define LAB 0x1 and then recompile it

Cluster clock configuration

Cls_clk is divided by 1 which means it works at full (GTM) clk (200 MHz)

Global Clock Resolution Generators configuration

A secure way for altering the values is writing twice to the register CMU_GCLK_NUM followed by a single write to register CMU_GCLK_DEN

External Clock Resolution Generators configuration

A secure way for altering the values is writing twice to the register CMU_ECLK_NUM followed by a single write to register CMU_ECLK_DEN

```
19 #define GAL_COMPATIBILITY_H_
20 #include <gal_app.h>
21
22 #define LAB 0x3
23 #define CMU_TEST 0x0
24
25 #ifndef COSIDE
26 namespace cmu_clk
27 {
28 #endif
29
30
31 int cmu_clk()
32 {
33     GAL_INFO("GTM_REV = 0x%08X", (uint32_t)GTM.CLS[0].ARCH.REV);
34
35     #if LAB == 2 || LAB == 3
36     GAL_INFO("Configure cluster clocks ... use div=2 in cluster0 use div=1 in cluster1 ");
37     int cls0_div = 2;
38     int cls1_div = 1;
39     #else
40     GAL_INFO("Configure cluster clocks ... use div=1 in cluster0 use div=2 in cluster1 ");
41     int cls0_div = 1;
42     int cls1_div = 2;
43     #endif
44     GTM.CLS[0].ARCH.CTRL = 0x0;
45     GTM.CLS[0].ARCH.CLK_CFG = cls0_div | (cls1_div << 2);
46
47
48     GAL_INFO("configure CMU");
49     GAL_INFO("=====");
50
51     // setup global clock divider
52     GTM.CLS[0].CMU.GCLK_NUM = 200;
53     GTM.CLS[0].CMU.GCLK_NUM = 200;
54     #if LAB == 1
55     GTM.CLS[0].CMU.GCLK_DEN = 80;
56     #else
57     GTM.CLS[0].CMU.GCLK_DEN = 200;
58     #endif
59
60     // setup eclock divider
61     GTM.CLS[0].CMU.ECLK_0_NUM = 17;
62     GTM.CLS[0].CMU.ECLK_0_NUM = 17;
63     GTM.CLS[0].CMU.ECLK_0_DEN = 7;
64
65     #if CMU_TEST == 1
66     GTM.CLS[0].CMU.ECLK_1_NUM = 201;
67     GTM.CLS[0].CMU.ECLK_1_NUM = 201;
68     GTM.CLS[0].CMU.ECLK_1_DEN = 97;
69     GTM.CLS[0].CMU.ECLK_2_NUM = 403;
70     GTM.CLS[0].CMU.ECLK_2_NUM = 403;
71     GTM.CLS[0].CMU.ECLK_2_DEN = 101;
72     #else
```

Testcases clarification

Code in cmu_clk.cpp

External Clock Resolution Generators configuration

Clock Resolution Generator with CMU_ECLK1_EN

Clock Resolution Generators configuration

Enabling UPEN

Values in shadow registers can be updated in the operation registers

ATOM Channels configuration

CH0 uses the CCM_CLK_RES[0:0], CH1 uses the CMU_CLK_RES[1:1], ...

All channels work in the SOMP mode

```
74 #if LAB == 0x3
75   GTM.CLS[0].CMU.ECLK_1_NUM = 50;
76   GTM.CLS[0].CMU.ECLK_1_NUM = 50;
77   GTM.CLS[0].CMU.ECLK_1_DEN = 11;
78
79
80 #else
81   GTM.CLS[0].CMU.ECLK_1_NUM = 200;
82   GTM.CLS[0].CMU.ECLK_1_NUM = 200;
83   GTM.CLS[0].CMU.ECLK_1_DEN = 200;
84 #endif
85 #endif
86
87 // Select clock source to operate the clock divider on
88 // use fractional divider of ECLK1 for CMU_CLK_RES[7]
89 #if CMU_TEST == 1
90   GTM.CLS[0].CMU.GLB_CTRL = 0x1;
91   GTM.CLS[0].CMU.CLK_CTRL = 0x1FF;
92   GTM.CLS[0].CMU.CLK_6_CTRL = (0x2 << 24) | 0x1; //-- SUB_INCI selected
93   GTM.CLS[0].CMU.CLK_7_CTRL = (0x1 << 24) | 0x1; //-- SUB_INCI selected
94   gal_wait(1);
95   GTM.CLS[0].CMU.GLB_CTRL = 0x0;
96 #endif
97   GTM.CLS[0].CMU.CLK_CTRL = (1 << 7) | (1 << 8);
98
99 // Set Count Value for clock divider
100   GTM.CLS[0].CMU.CLK_0_CTRL = 0;
101   GTM.CLS[0].CMU.CLK_1_CTRL = 1;
102   GTM.CLS[0].CMU.CLK_2_CTRL = 2;
103   GTM.CLS[0].CMU.CLK_3_CTRL = 3;
104   GTM.CLS[0].CMU.CLK_4_CTRL = 4;
105   GTM.CLS[0].CMU.CLK_5_CTRL = 5;
106   GTM.CLS[0].CMU.CLK_6_CTRL = 6;
107
108 #if LAB == 0x3
109   GTM.CLS[0].CMU.CLK_7_CTRL = 0;
110 #else
111   GTM.CLS[0].CMU.CLK_7_CTRL = 9;
112 #endif
113
114
115   GAL_INFO("configure ATOM channel to use corresponding cmu clock resolution");
116   GAL_INFO("=====");
117
118   for(int ch=0;ch< 8;ch++){
119     // Enable update of compare register (SR -> CM)
120     GTM.CLS[0].ATOM.AGC.GLB_CTRL= (2 << (16 + 2 *ch));
121
122     // SOMP (Bit 1:0 = 0b10)
123     #if GAL_GTM_GEN > 3
124       GTM.CLS[0].ATOM.CH[ch].CTRL_SR = 0x00000002 | (ch << 12); // clk_src = CMU_CLK_[ch]
125     #endif
126     GTM.CLS[0].ATOM.CH[ch].CTRL = 0x00000002 | (ch << 12); // clk_src = CMU_CLK_[ch]
127     GTM.CLS[0].ATOM.CH[ch].CN0 = 1;

```

Testcases clarification

Code in cmu_clk.cpp

PWM parameters written in shadow registers

Using FUPD signal update

ATOM channels enable

Global enable and output enable

Trigger request

Updated ENDIS_STAT to make the ATOM Channels are enabled atomic

Modify theTIM_EXT_CAPTURE, CMU_CLK_RES[8:8] as CCM_CLK_RESX signal within the cluster

Modify the CMU_CLK_RESx as CCM0_CLK_RESx signal within Cluster


Placeholder for interrupt routines

```
132     GTM.CLS[0].ATOM.CH[ch].SR1 = 1;           // SR1 = duty cycle
133     GTM.CLS[0].ATOM.CH[ch].SR0 = 2;           // SR0 = period
134
135 }
136
137
138     GAL_INFO("Use Force update to switch to initial clock resolution\n");
139     GTM.CLS[0].ATOM.AGC.FUPD_CTRL = 0x0000AAAA;
140     GTM.CLS[0].ATOM.AGC.GLB_CTRL = 1; //hosttrigger
141     GTM.CLS[0].ATOM.AGC.FUPD_CTRL = 0x0000AAAA;
142
143     GAL_INFO("config signal generation on ATOM channel running in SOMP mode");
144     GAL_INFO("=====");
145     // Enable ATOM Output and Channel
146     GTM.CLS[0].ATOM.AGC.OUTEN_STAT = 0x0000AAAA;
147     GTM.CLS[0].ATOM.AGC.ENDIS_CTRL = 0x0000AAAA;
148
149     // Enable all cmu clocks synchronously
150     #if CMU_TEST == 1
151     GTM.CLS[0].CMU.CLK_EN = 0x00AAAAAA;
152     #else
153     GTM.CLS[0].CMU.CLK_EN = 0x008AAAAA;
154     #endif
155     gal_wait(1);
156
157     // Set Host Trigger to update ENDIS_STAT afterwards all Atoms will be started synchronously
158     GTM.CLS[0].ATOM.AGC.GLB_CTRL = 0x00000001;
159
160     #if CMU_TEST == 1
161     gal_wait(1);
162     GTM.CLS[0].CCM.PROT = 0x0;
163     GTM.CLS[0].CCM.CMU_CLK_CFG = 0x12012012 ;
164     GTM.CLS[0].CCM.CMU_FXCLK_CFG = 0x1 ;
165     GTM.CLS[1].CCM.PROT = 0x0;
166     GTM.CLS[1].CCM.CMU_CLK_CFG = 0x02102101 ;
167     GTM.CLS[1].CCM.CMU_FXCLK_CFG = 0x1 ;
168     gal_wait(1);
169     GTM.CLS[0].CCM.CMU_CLK_CFG = 0x0 ;
170     GTM.CLS[0].CCM.CMU_FXCLK_CFG = 0x0 ;
171     GTM.CLS[1].CCM.CMU_CLK_CFG = 0x0 ;
172     GTM.CLS[1].CCM.CMU_FXCLK_CFG = 0x0 ;
173     #endif
174     gal_wait(4);
175
176     return 0;
177 }
178
179 //-----
180 //-----
181
182
183 void cmu_clk_isr()
184 {
185     GAL_INFO("Interrupt service routine");
```

Testcases clarification

Waveform


- LAB0 + CMU_TEST0
 - Cluster clock is 200 MHz (~ 5 ns)
 - CMU_GCLK_EN is 200 MHz



Testcases clarification

Waveform

- LAB1+ CMU_TEST0
 - Cluster clock is 200 MHz (~ 5 ns)
 - CMU_GCLK_EN is 80 MHz



Testcases clarification


Waveform

- LAB2+ CMU_TEST0
 - Cluster clock is 100 MHz (~ 10 ns)
 - CMU_GCLK_EN is 100 MHz

ATOM_CH0 clk is 100 MHz ~10 ns

ATOM_CH1 clk is 50 MHz ~ 20 ns


ATOM_CH7 clk is 10 MHz ~100 ns



Testcases clarification

Waveform


- LAB0 + CMU_TEST1
 - Cluster clock is 200 MHz (~ 5 ns)
 - CMU_GCLK_EN is 200 MHz



Testcases clarification

Waveform

- LAB1 + CMU_TEST1
 - Cluster clock is 200 MHz (~ 5 ns)
 - CMU_GCLK_EN is 80 MHz



Testcases clarification

Waveform

- LAB2+ CMU_TEST1
 - Cluster clock is 100 MHz (~ 10 ns)
 - CMU_GCLK_EN is 100 MHz

