



# Using UDE for Debugging and Tracing of GTM


Jens Braunes | PLS Development Tools



GTM Techday 2022  
September 22-23

# PLS Development Tools


- Debug, test and trace tools for microcontrollers and multicore SoCs
- Made in Germany
- Since more than 30 years on the market



# Universal Debug Engine® UDE

- Complete workbench for debugging and trace, including
  - Debugger software
  - Debugger hardware
- Debugging and trace on real target hardware
  - Microcontrollers, embedded systems, multicore SoCs
- ... on virtual prototypes / simulators
- Real Multi-Core Debugger
  - System centric debugger environment, not core centric
  - One common user interface
  - Integrated Core Debuggers instead of separate debugger UI instances for cores

## Software Debug environment on PC



## Hardware Target access

Support for different Debug I/F  
Support for trace I/F



# Architecture and Controller Support

**Infineon**

AURIX TC4x, TC3xx, TC2xx

TriCore TC17xx, TC11xx

XMC4500 / XMC1000

XC2000 / XE166

**NXP**

S32Z, S32E Real-Time Processors  
Octa-Cortex-R52

S32G, S32V  
Quad Cortex-A53

S32S Quad Cortex-R52

S32R, MPC57xx,  
MPC5xx  
Multicore Power  
Architecture (e200 cores)

i.MX-RT

S32K, Kinetis, LPC

**ST**

life.augmented

Stellar Cortex®-R52  
automotive  
microcontroller family

SPC58xx, SPC57xx,  
SPC56xx

Multi-core Power  
Architecture (e200  
cores)

STM32 series  
(Cortex-M)

**RENESAS**

R-Car

RH850

SH-2A

**arm**

Cortex-M (M7, M4,  
M4F, M3, M1, M0)

Cortex-M23,  
Cortex-M33

Cortex-  
R4, C

Cortex-  
Cortex-A33

ARM7 / ARM9 /  
ARM11

**RISC-V** **SYNOPSYS**

SiFive

GreenWaves

ARC EM

ARC EV



UDE Support for Virtual  
Prototypes / Virtual Targets

- Synopsys VDK incl. GTM

GTM IP implemented


UDE GTM Support

- Basic debug support for GTM version < 4.1
- MCS run-control for GTM 4.1
- Trace support



# Software Architecture for GTM Applications


- GTM application
  - GTM MCS channel code
  - Created by assembler or C compiler (HighTec, Tasking)
  - Binary cannot be loaded directly into GTM RAM
    - Copied by host application
  - ↳ Only debug symbols need to be loaded into GTM core debugger
- Host application
  - Application code for host cores (e.g. TriCore, Cortex-R, etc.)
  - GTM MCS binary (C-array)
  - Initialization and start-up of GTM
    - Enable GTM clock
    - Copy GTM binary into GTM RAM
  - ↳ Binaries and debug symbols need to be loaded into core debuggers of host



# Loading GTM Applications


- Load host application into FLASH / RAM
- Load debug symbols for host application into host core debuggers

Binaries are loaded by the boot core, other cores are inactive and are woken up by the host application




# Loading GTM Applications

- Load host application into FLASH / RAM
- Load debug symbols for host application into host core debuggers
- Load GTM Application
  - Contains GTM debug symbols
  - No binaries
- UDE tries to assign automatically the correct MCS for the ELF and to map GTM local addresses to system global addresses (based on file names)
- User needs to check address mapping of code + data sections to MCSx



# Loading GTM Applications

- Load host application into FLASH / RAM
- Load debug symbols for host application into host core debuggers
- Load GTM Application
  - Contains GTM debug symbols
  - No binaries
- UDE tries to assign automatically the correct MCS for the ELF and to map GTM local addresses to system global addresses (based on file names)
- User needs to check address mapping of code + data sections to MCSx
- Multiple ELF files possible (e.g. separately for MCSx)





# Debugging GTM

- Display of assembler code executed by MCS channels
- Display of C sources if MCS code is compiled by C-compiler

```
129: * Channel support
130: * The subsequent functions are executed on the 8 di
131: * By default the main() function is executed by cha
132: */
133: void channel1( void ) __attribute__((channel(1)))
134: {
135:     while(1)
136:     {
137:         // wait until channel is triggered by main() cha
138:         __wurax( & STRG. 2, 2 );
139:
140:         // create some moving channel data
141:         channel1_data++;
142:         if(100 == channel1_data)
143:         {
144:             channel1_data = 0;
145:         }
146:
147:         // signal: job finished to main() channel
148:         STRG = 1;
149:     }
150: }
```

```
111: // create some moving data
112: UpdateWaveBuffer();
0x7401046c 54 02 03 E0 CALL 0x0254
113: UpdateWaveSum();
0x74010470 34 03 03 E0 CALL 0x0334
114:
115: STRG = 2;
0x74010474 02 00 00 1b MOVL STRG, 0x000002
// wait until main channel is triggered
__wurax( & STRG. 1, 1 );
0x74010478 01 00 00 15 MOVL R5, 0x000001
0x7401047c 01 00 b0 f5 WURM R5, STRG, 0x0001
118: STRG = 4;
0x74010480 04 00 00 1b MOVL STRG, 0x000004
119: STRG = 8;
0x74010484 08 00 00 1b MOVL STRG, 0x000008
120: STRG = 0;
0x74010488 00 00 00 1b MOVL STRG, 0x000000
0x7401048c 00 00 1a MOVL CTRG, 0x000008
0x74010490 00 00 1a MOVL CTRG, 0x000004
0x74010494 00 00 1a MOVL CTRG, 0x000004
```

- Display of channel registers and module registers (TIM, TOM, SPE, etc.)
- Watch variables
- Real-time watch of variables, registers, memory
- Modifiable variables, registers, memory

Name	Value	Bit field	Value
GTM_0_GTM_CLS0_TIM0_CHO_CNT	0x00079D39	CNT	0x079D39
GTM_0_GTM_CLS0_TIM0_CHO_ECNT	0x00003B4E	ECNT	0x3B4E
GTM_0_GTM_CLS0_TIM0_CHO_GPRO	0xCACC8F67	ECNT	0xCA
GTM_0_GTM_CLS0_TIM0_CHO_GPR1	0xA2DA0F67	GPRO	0xCC8F67
		ECNT	0xA2
		GPR1	0xDA0F67
M_CLS0_TIM0_CHO_IRQ_NOTIFY	0x0000000B	GLITCHDET	0x0
		TODET	0x0
		GPROFL	0x1
		CNTOFL	0x0
		ECNTOFL	0x1
		NEWVAL	0x1
M_CLS0_MCS0_STRG	0x00000001		
M_CLS0_MCS0_CHO_PC	0x00000224	PC	0x0224
M_CLS0_MCS0_CH1_PC	0x00000370	PC	0x0370

Name	Value
mcs_cnt	0xF0138374
mcs_cnt[0]	43803
mcs_cnt[1]	43804
mcs_cnt[2]	43805
mcs_cnt[3]	43806
mcs_cnt[4]	43807
mcs_cnt[5]	43808
mcs_cnt[6]	43809
mcs_cnt[7]	43810


  

Name	Value
mcs_cnt	0xF0140374
mcs_cnt[0]	21901
mcs_cnt[1]	21902
mcs_cnt[2]	21903
mcs_cnt[3]	21904
mcs_cnt[4]	21905
mcs_cnt[5]	21906
mcs_cnt[6]	21907
mcs_cnt[7]	21908
<new variable>	

# Debugging MCS Code – Run-Control


## GTM prior version 4.1

- No HW debug support for breakpoints
- No breakpoints, no single stepping
- Suspend / release synchronized with run-control of host cores



## GTM version 4.1 (and higher)

- Hardware breakpoints introduced with GTM v4.1
- “Normal” debugging of MCS code now possible
  - Breakpoints
  - Single stepping



- Because of specific hardware characteristics and real-time characteristics of the applications breaking GTM is often not a good idea.

## Debugging use cases for GTM

- Monitoring
  - Program execution of MCS channels
  - Data transfers (MCS, DPLL RAMs, ARU)
  - Module signals
- Debugging MCS execution
  - Monitoring program flow
- Debug GTM / host core(s) interaction



Typical Trace Use Cases

Run-time observation without influencing the run-time behavior

# GTM Trace Features

---

- MCS trace
  - Program trace (fetch trace)
  - Data trace (r/w) for RAM accesses
  - Parallel trace of single channel / multi channels
  - Address compare and triggers for code addresses
- ARU data trace
  - Two trace channels → trace of two ARU debug channels in parallel
- TIM / TOM / ATOM trace
  - Two trace channels → trace of two modules in parallel
- SPE watchpoints
- DPLL data trace
  - Trace of one DPLL memory module
- TBU trace
  - Trace of timestamp of one TBU\*
- GTM trace is integrated into device trace system
  - MCDS for AURIX
  - CoreSight for Arm based devices (Stellar, S32)
  - Nexus for PowerArchitecture (MPC57xx, SPC5)
- Parallel trace of GTM and main cores
  - Global timestamp \*
  - Cross-triggers for signaling GTM ↔ Cores (e.g. trace start / stop) \*

\* Device specific

# Trace Support in UDE


## Trace Window

- Sequential list of recorded trace data
  - Program flow
  - Data transfers
  - Signals
  - Timestamps
  - Etc.

Address	Interpret	Source	Function	Client
46517	GTMO_TB00 Timestamp: 0x2357f8 :			GTMO_TB00
46518	0x74010278 SHL R4, 2		UpdateWav...	GTMO_MCS0_CH0
46519	0x7401027C MOVL R3, 0x000001		UpdateWav...	GTMO_MCS0_CH0
46520	0x74010280 MVRI R3, R4, 0x0054		UpdateWav...	GTMO_MCS0_CH0
46521	0x74010284 ADDL R2, 0x000001		UpdateWav...	GTMO_MCS0_CH0
46522	0x74010288 ADDL R5, 0x000001	for(k=0;k<Max;k++)	UpdateWav...	GTMO_MCS0_CH0
46523	0x7401028C MRD R4, 0x01E8		UpdateWav...	GTMO_MCS0_CH0
46524	0x74010290 ATS R5, R4		UpdateWav...	GTMO_MCS0_CH0
46525	0x74010294 JBS STA, CV, 0x0274		UpdateWav...	GTMO_MCS0_CH0
46526	0x74010274 MOV R4, R2	WaveBufex[i++] = 1;	UpdateWav...	GTMO_MCS0_CH0
46527	0x74010278 SHL R4, 2		UpdateWav...	GTMO_MCS0_CH0
46528	0x74010278 SHL R4, 2		UpdateWav...	GTMO_MCS0_CH0
46529	0x7401027C MOVL R3, 0x000001		UpdateWav...	GTMO_MCS0_CH0
46530	0x74010280 MVRI R3, R4, 0x0054		UpdateWav...	GTMO_MCS0_CH0
46531	0x74010284 ADDL R2, 0x000001		UpdateWav...	GTMO_MCS0_CH0
46532	GTMO_TB00 Timestamp: 0x2357f9 :			GTMO_TB00
46533	0x74010370 VUM R5, STR5, 0x0002		UpdateWav...	GTMO_MCS0_CH1
46534	0x74010374 MRD R5, 0x01F0		UpdateWav...	GTMO_MCS0_CH1
46535	GTMO_TB00 Timestamp: 0x2359ee :			GTMO_TB00
46536	TIMO Ch0: 0->1			GTMO_TIMO_CH0
46537	GTMO_TB00 Timestamp: 0x235bee :			GTMO_TB00

## Execution Sequence Chart

- Graphical visualization of MCS channel code execution over time



## Code Coverage

- Statement coverage (object code)
- Branch coverage (object code)

File	Line	Line Coverage	MCB Coverage
core1_main.c	171	47.06%	75.00%
Cpu1_Main.c	150	100.00%	100.00%
Cpu1_Main.c	77	60.87%	50.00%
Cpu1_Main.c	77	100.00%	100.00%
Cpu1_Main.c	79	100.00%	100.00%
Cpu1_Main.c	80	100.00%	50.00%
Cpu1_Main.c	82	0.00%	0.00%
Cpu1_Main.c	83	0.00%	0.00%

# Example: GTM / Core Interaction

- Using MCDS trace of AURIX
  - “Graphical” trace configuring with building blocks
- Monitoring GTM interrupt
  - Parallel trace of MCS channel and main core
  - Exact timing of interrupt handling

Enable monitoring of GTM and Core0

Select MCS module and channel

Capture program trace

Trace recording around Core0 interrupt handler

**Init TriCore**

Memory:  Timer Prescaler:

Trigger:  Trigger Watchpt:

Syncmode:  break\_out routing:

Core X:  SRI slave 1:

Core Y:  SRI slave 2:

**GTM: Setup MCS trace**

MCS Module:  Data trace enabled:

Channel:

**Emit actions**

Actions:

**Signal program address**

Signal name:

Core X PC ==

**Actions on condition**

if  then

Actions:

Index	Tick	Address	Interpret	Source	Function	Submodule	
1:	26034	0xC000122A	MOVH d15, 0xF012	GTM_AFDD0_CH1_BUF_ACC = GTM_AF...	handle_gtm_tasks		
1:	26035	0xC000122E	ADDI d15, d15, -0x7F70		handle_gtm_tasks		
1:	26036	0xC0001232	MOVH d2, 0xF012		handle_gtm_tasks		
1:	26037	981.98 us	0xC0001236	ADDI d2, d2, -0x7F80	handle_gtm_tasks		
1:	26038	...	0xC000123A	MOV.A a15, d2	handle_gtm_tasks		
1:	26039	982.07 us	0xF01380C8	MOVL CTRG, 0x000001		MCS0:Ch2	
1:	26040	982.09 us	0xF01380CC	ADDL R0, 0x000001		MCS0:Ch2	
1:	26041	982.11 us	0xF01380D0	ORL STRG, 0x000002		MCS0:Ch2	
1:	26042	982.13 us	0xF01380D4	ORL STA, 0x000002		MCS0:Ch2	
1:	26043	981.99 us	0xC000123C	LD.W d2, [a15] 0x0	handle_gtm_tasks		
1:	26044	982.19 us	0xC000123E	Interrupt: MOV.A a15, d15	handle_gtm_tasks		
1:	26045	982.21 us	0xF01380D8	TMP 0x0000		MCS0:Ch2	
1:	26046	982.21 us	-0.05 us between #26044 and #26046				
1:	26047	...	0xC00040C2	MOVH.A a15, 0xD000			
1:	26048	...	0xC00040C6	LEA a15, [a15] 0x134			
1:	26049	982.26 us	0xC00040CA	LD.A a14, [a15+] 0x4			
1:	26050	...	0xC00040CC	LD.W d4, [a15]			
1:	26051	982.28 us	0xC00040CE	CALLI a14			
1:	26052	982.29 us	0xF01380C0	MOVL R1, 0x000001		MCS0:Ch2	
1:	26053	982.31 us	...	Trigger			
1:	26054	982.30 us	0xC0000478	MOV.AA a14, a10	{	isr_gtm_mcs0_ch2	
1:	26055	...	0xC000047A	SUB.A a10, 0x8		isr_gtm_mcs0_ch2	
1:	26056	...	0xC000047C	ST.W [a14] -0x4, d4		isr_gtm_mcs0_ch2	
1:	26057	982.31 us	0xC0000480	MOVH d15, 0xD000	if (done)	isr_gtm_mcs0_ch2	
1:	26058	...	0xC0000484	ADDI d15, d15, 0x0		isr_gtm_mcs0_ch2	
1:	26059	982.32 us	0xF01380C4	WURL R1, STRG, 0x0001		MCS0:Ch2	
1:	26060	982.32 us	0xC0000488	MOV.A a15, d15		isr_gtm_mcs0_ch2	
1:	26061	982.33 us	0xC000048A	LD.W d15, [a15] 0x0		isr_gtm_mcs0_ch2	
1:	26062	982.34 us	0xC000048C	WZ d15, 0x0000488		isr_gtm_mcs0_ch2	

Rise IRQ

Interrupt @ Core0

Begin of IRQ handler

# Thank you!



PLS Programmierbare  
Logik & Systeme GmbH  
Technologiepark  
02991 Lauta  
GERMANY

 +49 - 35722 - 384 - 0

 [info@pls-mc.com](mailto:info@pls-mc.com)

 [www.pls-mc.com](http://www.pls-mc.com)

# Q&A